

In the Specification:

Amend the specification as follows:

First numbered page, line 1, before "Background of the Invention" insert the following as a separate paragraph:

--This is a divisional of co-pending application serial no. 08/771,581, filed 12/20/96, entitled "A Method and Apparatus for a Fault Tolerant, Software Transparent and High Data Integrity Extension to a Backplane Bus or Interconnect" by the same inventor, which is incorporated herein by reference in its entirety.--

In the Claims:

Please cancel, without prejudice, the claims: 1-90.

Claims 91-98 are unchanged and provided below for the Examiner's convenience:

- 1 91. (unchanged) A method for automatically constructing a routing tag for a cell based on an address provided by a bus operation on a bus connected to a first node of a system interconnect comprising the steps of:
 - 2 (a) capturing said address from said bus; and
 - 3 (b) converting said address into a value stored in said routing tag.
- 1 92. (unchanged) The method of claim 91 wherein step (b) further comprises:
 - 2 (b1) accessing said value from a first address mapping content addressable memory (fAMCAM) after assertion of said address to said fAMCAM.
- 1 93. (unchanged) The method of claim 92 wherein said fAMCAM comprises a first register that defines an address window on said bus.

1 94. (unchanged) The method of claim 93 wherein said system interconnect further
2 comprises a second node with a second address mapping content addressable
3 memory (sAMCAM) and a second register, and said method further comprises:
4 (c) storing a configuration value in said first register; and
5 (d) broadcasting said configuration value to said second node for storage in said second
6 register.

1 95. (unchanged) An apparatus for automatically constructing a routing tag for a cell
2 based on an address provided by a bus operation on a bus connected to a first node
3 of a system interconnect comprising:
4 an address capturing mechanism configured to capture said address from said bus;
5 and
6 an address conversion mechanism configured to convert said address from said bus
7 into a value stored in said routing tag of said cell.

1 96. (unchanged) The apparatus of claim 95 wherein the address conversion mechanism
2 further comprises:
3 a first address mapping content addressable memory (fAMCAM) configured to
4 produce said value after assertion of said address to said fAMCAM.

1 97. (unchanged) The apparatus of claim 96 wherein said fAMCAM comprises a first
2 register that defines an address window on said bus.

1 98. (unchanged) The apparatus of claim 97 wherein said system interconnect further
2 comprises a second node with a second address mapping content-addressable
3 memory (sAMCAM) and a second register and said apparatus further comprises:
4 a storage mechanism configured to store a configuration value in said first register;
5 and
6 a broadcast mechanism configured to broadcast said configuration value to said
7 second node for storage in said second register.

1 Please add the following new claims 99-154:

2 99. (new) The method of claim 91 further comprising steps of:
3 detecting an interrupt condition change at said first node, said interrupt condition
4 change comprising either an interrupt assertion or an interrupt deassertion;
5 creating an interrupt cell at said first node responsive to the detecting said interrupt
6 condition change, said interrupt cell addressed to a second node and containing said
7 interrupt condition change;
8 transporting said interrupt cell to said second node; and
9 asserting an interrupt signal at said second node responsive to said interrupt
10 condition change.

1 100. (new) The method of claim 99 wherein the step of asserting further comprises steps
2 of:
3 recognizing said interrupt cell containing said interrupt assertion at said second
4 node; and
5 incrementing an up/down counter.

1 101. (new) The method of claim 100 wherein the step of asserting further comprises
2 steps of:
3 detecting that said up/down counter is non-zero; and
4 posting an interrupt at said second node.

1 102. (new) The method of claim 99 wherein said cell further comprises a first node
2 identifier and the step of asserting further comprises:
3 saving said first node identifier and said interrupt condition change.

1 103. (new) The method of claim 99 wherein the step of asserting further comprises steps
2 of:
3 recognizing said interrupt cell containing said interrupt deassertion; and
4 decrementing an up/down counter.

1 104. (new) The method of claim 103 wherein the step of asserting further comprises
2 steps of:
3 detecting that said up/down counter is zero; and
4 clearing an interrupt at said second node.

1 105. (new) The method of claim 99 wherein said interrupt cell comprises an interrupt
2 security code and the step of asserting further comprises matching said interrupt
3 security code with a second node interrupt security code.

1 106. (new) The method of claim 99 wherein said interrupt condition is a result of a bus
2 error on said bus.

1 107. (new) The method of claim 106 wherein said bus is a PCI bus and said bus error
2 results in a SERR assertion.

1 108. (new) The method of claim 94 wherein said sAMCAM uses said configuration
2 value to configure itself.

1 109. (new) The method of claim 108 wherein said second register defines a second
2 address window on a second bus.

1 110. (new) The method of claim 93 wherein said bus is a PCI bus and said first register
2 is selected from the group of an input/output limit register, input/output base
3 register, a memory limit register, a memory base register, a prefetchable memory
4 limit register, a prefetchable memory base register, an input/output limit upper
5 register, and an input/output base upper register or a secondary bus number register.

1 111. (new) The method of claim 91 wherein said address is of a control status register
2 (CSR) of a device attached to a second bus itself attached to said system
3 interconnect by a second node, said method further comprising steps of:
4 (c) broadcasting said cell over said system interconnect;
5 (d) receiving said cell by said second node;
6 (e) accessing said CSR; and
7 (f) sending, by said second node, a response cell to said first node.

1 112. (new) The method of claim 91 wherein said bus is a PCI bus.

1 113. (new) The method of claim 91 further comprising steps of:
2 generating at least one transfer attribute from said bus operation; and
3 including said at least one transfer attribute within said cell.

1 114. (new) The method of claim 91 wherein said cell is a read-initiate cell, an interrupt
2 transition cell, a read response cell, a write-initiate cell, or a write-response cell.

1 115. (new) The method of claim 91 wherein said cell includes a cache line.

1 116. (new) The method of claim 92 further comprising:
2 automatically initializing said fAMCAM responsive to one or more operations on
3 said bus.

1 117. (new) The method of claim 116 wherein said bus is a PCI bus and said operations
2 are type 1 control status register (CSR) cycles on said PCI bus.

1 118. (new) The method of claim 91 further comprising maintaining at least one
2 incomplete transaction cache (ITC).

1 119. (new) The method of claim 118 wherein said ITC includes a sliding window having
2 a width, said method further comprising steps of:
3 delaying transmission of said cell responsive to a reduction of said width; and
4 resuming transmission of said cell responsive to an increase of said width.

1 120. (new) The method of claim 118 wherein said ITC includes a sliding window having
2 a width, said method further comprising adjusting said width responsive to said first
3 node receiving said cell or a response cell.

1 121. (new) The method of claim 91 wherein said first node is a host node, and said
2 method further comprising steps of:
3 determining whether said value identifies said host node; and
4 broadcasting said cell dependent on the step of determining when said value does
5 not identify said host node.

Cells
2
3
4
5
6

122. (new) The method of claim 91 further comprising steps of:
converting said bus operation into said cell;
transporting said cell over said system interconnect from said first node to a second node; and
performing an equivalent bus operation on a second bus by said second node after receipt of said cell by said second node.

123. (new) The method of claim 122 wherein said first bus is a first PCI bus and said second bus is a second PCI bus.

124. (new) The method of claim 122 wherein said first bus is a PCI bus and said second bus is not.

125. (new) The method of claim 122 further comprising steps of:
creating a second cell containing status of said equivalent bus operation;
transporting said second cell to said first node;
completing said bus operation upon receipt of said second cell.

126. (new) The method of claim 122 wherein the step of converting includes steps of:
determining, responsive to said bus operation, an identifier for said second node from an address mapping content addressable memory (AMCAM); and
including said identifier in said cell.

Subs
2
3
4

127. (new) The apparatus of claim 95 further comprising:

an interrupt detection mechanism configured to detect an interrupt condition change at said first node, said interrupt condition change comprising either an interrupt assertion or an interrupt deassertion;

an interrupt cell creation mechanism configured to create an interrupt cell at said first node responsive to the interrupt detection mechanism, said interrupt cell being addressed to a second node and containing said interrupt condition change;

a cell transportation mechanism configured to transport said interrupt cell to said second node; and

~~an interrupt assertion mechanism configured to assert an interrupt signal at said second node responsive to said interrupt condition change.~~

128. (new) The apparatus of claim 127 wherein the interrupt assertion mechanism further comprises:
an interrupt assertion recognition mechanism at said second node configured to recognize said interrupt cell containing said interrupt assertion and increment an up/down counter.
129. (new) The apparatus of claim 128 wherein the interrupt assertion mechanism further comprises:
a post interrupt mechanism configured to detect that said up/down counter is non-zero and to post an interrupt at said second node.
130. (new) The apparatus of claim 127 wherein said cell further comprises a first node identifier and the interrupt assertion mechanism further comprises:
a storage mechanism configured to save said first node identifier and said interrupt condition change.

1 131. (new) The apparatus of claim 127 wherein the interrupt assertion mechanism
2 further comprises:
3 an interrupt deassertion recognition mechanism at said second node configured to
4 recognize said interrupt cell containing said interrupt deassertion, and decrement an
5 up/down counter.

1 132. (new) The apparatus of claim 110 wherein the interrupt assertion mechanism
2 further comprises:
3 a clear interrupt mechanism configured to detect that said up/down counter is zero
4 and to clear an interrupt at said second node.

1 133. (new) The apparatus of claim 127 wherein said interrupt cell comprises an interrupt
2 security code and the interrupt assertion mechanism further comprises:
3 an interrupt security mechanism configured to match said interrupt security code
4 with a second node interrupt security code.

1 134. (new) The apparatus of claim 127 wherein said interrupt condition is a result of a
2 bus error on said bus.

1 135. (new) The apparatus of claim 134 wherein said bus is a PCI bus and said bus error
2 results in a SERR assertion.

1 136. (new) The apparatus of claim 98 wherein said sAMCAM uses said configuration
2 value to configure itself.

1 137. (new) The apparatus of claim 136 wherein said second register defines a second
2 address window on a second bus.

1 138. (new) The apparatus of claim 97 wherein said bus is a PCI bus and said first
2 register is selected from the group of an input/output limit register, input/output
3 base register, a memory limit register, a memory base register, a prefetchable
4 memory limit register, a prefetchable memory base register, an input/output limit
5 upper register, and an input/output base upper register or a secondary bus number
6 register.

1 139. (new) The apparatus of claim 95 wherein said address is of a control status register
2 (CSR) of a device attached to a second bus itself attached to said system
3 interconnect by a second node, said apparatus further comprising:
4 a broadcast mechanism configured to broadcast said cell over said system
5 interconnect from said first node;
6 a reception mechanism at said second node configured to receive said cell;
7 a bus operation mechanism in said second node configured to access said CSR over
8 said second bus; and
9 a response mechanism in said second node configured to send a response cell to
10 said first node.

1 140. (new) The apparatus of claim 95 further wherein said bus is a PCI bus.

1 141. (new) The apparatus of claim 95 further comprising:
2 a transfer attribute generation mechanism configured to generate at least one
3 transfer attribute from said bus operation for inclusion within said cell.

1 142. (new) The apparatus of claim 95 wherein said cell is a read-initiate cell, an interrupt
2 transition cell, a read response cell, a write-initiate cell, or a write-response cell.

1 143. (new) The apparatus of claim 95 wherein said cell includes a cache line.

1 144. (new) The apparatus of claim 96 further comprising:
2 an initialization mechanism configured to automatically initialize said fAMCAM
3 responsive to one or more operations on said bus.

1 145. (new) The apparatus of claim 144 wherein said bus is a PCI bus and said operations
2 are type 1 control status register (CSR) cycles on said PCI bus.

1 146. (new) The apparatus of claim 95 further comprising
2 at least one incomplete transaction cache (ITC) with a sliding window, said sliding
3 window having a width.

1 147. (new) The apparatus of claim 146 further comprising:
2 a delay mechanism configured to delay transmission of said cell responsive to a
3 reduction of said width; and
4 a resumption mechanism configured to resume transmission of said cell responsive
5 to an increase of said width.

1 148. (new) The apparatus of claim 146 further comprising a width adjustment
2 mechanism configured to adjust said width responsive to receipt, at said first node,
3 of said cell or a response cell.

1 149. (new) The apparatus of claim 95 further comprising:

PATENT

2 a first cell generation mechanism at said first node configured to convert said bus
3 operation into said cell;

4 a first cell transportation mechanism configured to transport said cell over said
5 system interconnect from said first node to a second node; and

6 a bus operation mechanism at said second node configured to perform an equivalent
7 bus operation on a second bus after receipt of said cell by said second node.

1 150. (new) The apparatus of claim 149 wherein the first cell generation mechanism
2 further comprises:
3 an address mapping content addressable memory (AMCAM) responsive to said bus
4 operation to determine an identifier for said first node; and
5 a cell address mechanism configured to include said identifier in said cell.

1 151. (new) The apparatus of claim 149 wherein said first bus is a first PCI bus and said
2 second bus is a second PCI bus.

1 152. (new) The apparatus of claim 149 wherein said first bus is a PCI bus and said
2 second bus is not.

1 153. (new) The apparatus of claim 149 further comprising:
2 a result acquisition mechanism at said second node configured to obtain a result
3 from performance of said equivalent bus operation on said second bus;
4 a second cell generation mechanism at said second node configured to convert said
5 result into a second cell;
6 a second cell transportation mechanism at said second node configured to transmit
7 said second cell over said system interconnect from said second node to said first
8 node; and
9 a bus operation completion mechanism at said first node configured to complete
10 said bus operation on receipt of said second cell.

1 154. (new) The apparatus of claim 95 wherein said first node is a host node, and said
2 apparatus further comprises:
3 a host node determination mechanism configured to determine whether said value
4 identifies said host node; and
5 a broadcast mechanism configured to broadcast said cell when said value does not
6 identify said host node.